Abstract: This paper presents two fully standard-cell-based synthesizable Successive Approximation Register Analog-to-Digital Converters (SAR ADCs) and the automated layout generation framework. The ...
Abstract: An integer-N digital-sampling phase-locked loop (PLL) based on a noise-shaping SAR (NS-SAR) analog-to-digital converter (ADC) breaks the quantization noise limitation of prior ADC-based ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results